Dictionary: Difference between revisions

← Older edit

Dictionary (view source)

Revision as of 09:05, 12 June 2023

843 bytes added , 12 June 2023

no edit summary

PilleniusMC

Bureaucrats, Editors, Interface administrators, Administrators

207

edits

@@ Line 1: / Line 1: @@
-__NOINDEX__
+== A ==
+;AAC
-;RoCE
+: Advanced Audio Coding
-:RDMA over Converged Ethernet
+;AGP
+: Accelerated Graphics Port
-;RDMA
+;ATA
-:Remote Direct Memory Access
+: Advanced Technology Attachment
+;ATAPI
+: ATA Packet Interface
 ;ATX
-:[[ATX|Advanced Technology Extended]]
+: [[ATX|Advanced Technology Extended]]
+;AVX
+: Advanced Vector Extensions
-;HTTP
+== B ==
-:HyperText Transfer Protocol
+;BCLK
+: Base Clock
-;GUI
+== C ==
-:[[Interfaces|Graphical User Interface]]
+;CMOS
+: Complementary Metal Oxide Semiconductor
+;CPU
+: [[Processor|Central Processing Unit]]
+;CRC
+: Cyclic Redundancy Check
+;CUDA
+: Compute Unified Device Architecture
-;PC
+== D ==
-:Personal Computer
+;DAC
+: Digital To Analog Converter
+: Discretionary Access Control
+;DOA
+: Dead On Arrival
+;DP
+: Display Port
+;DRAM
+: Dynamic Random Access Memory
+;DVI
+: Digital Visual Interface
-;USB
+== E ==
-:[[Universal Serial Bus]]
+;EGPU
+: External Graphics Processing Unit
-;SATA
+;EHCI
-:Serial ATA
+: Enhanced Host Controller Interface
+;EIDE
-;ATA
+: Enhanced-IDE
-:Advanced Technology Attachment
-;SAS
-:Serial Attached SCSI
-;SCSI
-:Small Computer System Interface
+== F ==
 ;FPS
-:Frames Per Second
+: Frames Per Second
-:First Person Shooter
+: First Person Shooter
-;PCIe
+== G ==
-:Peripheral Component Interconnect Express
+;GDDR
+: Graphics Double Data Rate
+;GPU
+: Graphics Processing Unit
+;GUI
+: [[Interfaces|Graphical User Interface]]
-;PCI
+== H ==
-:Peripheral Component Interconnect
+;HDD
+: Hard Disk Drive
+;HDMI
+: High Definition Multimedia Interface
+;HTTP
+: HyperText Transfer Protocol
-;AGP
+== I ==
-:Accelerated Graphics Port
+;IDE
+: Integrated Drive Electronics
+: Integrated development environment
+;IHS
+: Integrated Heat Spreader
+;IMC
+: Integrated Memory Controller
+;iSCSI
+: internet SCSI
-;SLI
+== N ==
-:Scalable Link Interface
+;NVRAM
-:Scan Line Interleave
+: Non Violated Random Access Memory
+;NVMe
+: Non-Volatile Memory Express
+== P ==
 ;PATA
-:Parallel ATA
+: Parallel ATA
+;PCI
-;IDE
+: Peripheral Component Interconnect
-:Integrated Drive Electronics
+;PCIe
-:Integrated development environment
+: Peripheral Component Interconnect Express
-;EIDE
-:Enhanced-IDE
-;ATAPI
-:ATA Packet Interface
+== R ==
 ;RAM
-:Random Access Memory
+: Random Access Memory
+;RDMA
-;DRAM
+: Remote Direct Memory Access
-:Dynamic Random Access Memory
+;RoCE
+: RDMA over Converged Ethernet
-;VRAM
+;RTC
-:Video Random Access Memory
+: Real Time Clock
+== S ==
+;SAS
+: Serial Attached SCSI
+;SATA
+: Serial ATA
+;SCSI
+: Small Computer System Interface
+;SDRAM
+: Synchronous Dynamic Random Access Memory
+;SLI
+: Scalable Link Interface
+: Scan Line Interleave
 ;SRAM
-:Static Random Access Memory
+: Static Random Access Memory
+;SSD
+: Solid State Drive
-;SDRAM
+== U ==
-:Synchronous Dynamic Random Access Memory
+;USB
+:[[Universal Serial Bus]]
-;GDDR
+== V ==
-:Graphics Double Data Rate
+;VGA
+: Video Graphics Array
-;IC
+;VRAM
-:Integrated Circuit
+: Video Random Access Memory
+;VRM
-;IMC
+: Voltage Regulator Module__NOTOC__
-:Integrated Memory Controller
-;BCLK
-:Base Clock
-;IHS
-:Integrated Heat Spreader
-__NOTOC__
 __NONEWSECTIONLINK__